Skip to content
cccskills
FreePublished on GitHub

release-pcba-fabrication

Build and verify a vendor-neutral PCB/PCBA manufacturing release from one frozen design revision. Use when generating or auditing Gerber, drill, IPC-2581/ODB++, BOM, CPL/pick-and-place, assembly drawings, constraints, renders, DFM evidence, hashes, or release manifests, and when preventing mixed-revision fabrication or assembly uploads.

The English summary is being prepared. Showing the original description.

See how to install

Files included (8)

  • SKILL.md3.2 KB
  • agents/openai.yaml246 B
  • assets/release-manifest.example.json342 B
  • LICENSE1.0 KB
  • references/eda-release-adapters.md1.1 KB
  • references/release-checklist.md2.9 KB
  • scripts/build_release_manifest.py4.7 KB
  • scripts/validate_release_manifest.py7.2 KB

SKILL.md (original)

Review the instructions the agent will receive before you install.

PCBA Fabrication Release

Release artifacts; do not redesign the circuit or layout inside this stage. Read references/release-checklist.md and references/eda-release-adapters.md.

Preflight

  1. Read repository rules, sourcing lock, circuit/layout gate results, approved waivers, native board/project files, fabrication constraints, quantities, and target manufacturer capabilities.
  2. Freeze one named source revision and record board/project hashes. Stop if schematic, PCB, BOM, CPL source, sourcing lock, or constraints disagree.
  3. Require circuit and layout gates to be PASS. Zero opens alone is not enough: raw connectivity, real DRC, power connectivity, planes, critical nets, mechanical and visual review must all be resolved.

Generate

Use the authoritative EDA tool to export all applicable layers, solder mask, paste, silkscreen, outline/cutouts, mechanical information, plated/non-plated drill, drill map/report, BOM, CPL, assembly drawings, stackup/impedance notes, and top/bottom renders. Preserve units, origin, side convention, rotation convention, DNP policy, polarity, and pin-1 evidence.

Inspect the generated files in an independent Gerber/assembly viewer. Compare outline and dimensions, layer count, copper/mask, drills, text, apertures, keepouts, edge treatments, panel/depanel needs, and assembly side. Export a via/drill histogram and identify every feature below the current standard-cost process threshold.

Manifest

Build .pcba-workflow/release-manifest.json with scripts/build_release_manifest.py. Supply an explicit revision for every artifact; the script rejects mixed revisions. Record:

  • source and derived artifact SHA-256, size, role, and revision;
  • board dimensions, layers, thickness, finish, stackup, controlled options, quantities, assembly side, and DNP policy;
  • ERC, raw connectivity, classified DRC, power, layout, DFM, and visual results;
  • approved waivers and the sourcing-lock hash/time;
  • substitution, placement, final-price, and payment approval state.

Run scripts/validate_release_manifest.py after moving or packaging the release. A missing file, hash drift, mixed revision, stale sourcing lock, or failed required check blocks release.

In a recorded workflow, append checkpoints for the frozen source revision, independent Gerber/drill inspection, BOM/CPL reconciliation, renders, and the validated release manifest. Promotion frames may show sanitized viewers, but the machine-readable release and hashes remain the approval evidence.

Handoff

Deliver an immutable release directory containing the manifest, manufacturing files, assembly files, constraints, and review evidence. State the exact upload Gerber/archive, BOM, and CPL. Hand live supplier interpretation to $operate-jlcpcb-order; it must not silently repair this release.

Reviews

No reviews yet. Tell others what you thought.

Comments

No login needed. Share how it worked for you, ask a question, or note where it did not run.

No comments yet. Be the first to write one.

Comments are published right away. Do not include personal information such as email addresses or phone numbers. Up to 2 URLs.

0 / 1,000 characters

This form is protected by reCAPTCHA, and the Google Privacy Policy and Terms of Service apply.

More skills from this repository

Design, audit, or correct an electronic circuit from a product brief, native schematic, netlist, block diagram, or circuit description. Use for architecture and component-function review, power and logic-domain checks, reset and boot sequencing, bus ownership, ratings, timing, protection, safe states, component suitability, circuit bugs, or layout-facing electrical constraints.

The English summary is being prepared. Showing the original description.

Keitark/pcba-design-skills35Updated Sep 22, 2026

Coordinate an evidence-gated electronic product and PCBA workflow from an idea, circuit description, schematic, netlist, PCB, BOM, or fabrication package through a reviewed order. Use for end-to-end requests, multi-stage hardware projects, workflow recovery, gate tracking, change invalidation, or deciding which specialist skill is required next.

The English summary is being prepared. Showing the original description.

Keitark/pcba-design-skills35Updated Sep 22, 2026

Operate and review a JLCPCB PCB/PCBA quote, optional physical-stencil request, or order using a frozen Gerber/drill, BOM, CPL, sourcing lock, constraints, and release manifest. Use for browser upload, board or stencil options, cost anomalies, coupons, component matching, substitutions, imported placement calibration, top/bottom preview inspection, cart preparation, or order records without silently accepting placement errors or payment.

The English summary is being prepared. Showing the original description.

Keitark/pcba-design-skills35Updated Sep 22, 2026

Audit, finish, or port PCB placement and routing using circuit intent, mechanical constraints, sourcing evidence, native DRC/connectivity, rendered views, and manufacturing feedback. Use before routing, after autorouting, before fabrication release, when adapting a proven board to another connector, enclosure, platform, or regional variant, or when reviewing layers, GND references, power distribution, decoupling, buses, controlled interfaces, RF keepouts, vias, cost-driving features, opens, or DRC findings.

The English summary is being prepared. Showing the original description.

Keitark/pcba-design-skills35Updated Sep 22, 2026

Turn an electronic product idea, behavior description, reverse-engineering note, or incomplete circuit concept into a decision-ready engineering brief and architecture. Use before schematic design or audit when functions, operating states, power, interfaces, mechanics, production quantity, cost, or measurable requirements are missing or ambiguous.

The English summary is being prepared. Showing the original description.

Keitark/pcba-design-skills35Updated Sep 22, 2026

Verify a PCBA BOM and proposed components before circuit or placement freeze, including exact manufacturer part numbers, pin semantics, packages, footprints, CAD and 3D models, lifecycle, live stock, MOQ, assembly class, price, and approved substitutes. Use for sourcing locks, unavailable or expensive parts, JLCPCB/LCSC matching, BOM risk, or cost-aware substitution decisions.

The English summary is being prepared. Showing the original description.

Keitark/pcba-design-skills35Updated Sep 22, 2026

See all skills by Keitark

Report a problem with this skill