534건 · 관련도순
Implement and review interfaces that support both right-to-left and left-to-right reading. Apply guidance for CSS layout, mixed-direction text, menus, scrolling, resizing, and Electron title bars, then verify interactions in both directions.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Configure OAuth, the authorization flow used for provider sign-in, with portless development URLs. It guides callback registration and authentication library settings, helping diagnose rejected domains, redirect URL mismatches, and callbacks that point to the wrong address.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Set up portless to give local development servers stable, named URLs instead of changing port numbers. It covers multiple apps, separate Git worktree URLs, HTTPS setup, and checks for proxy, domain resolution, and certificate problems.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Apply ReportLab’s built-in paragraph styles to PDF titles, headings, and body text. Learn how to reuse existing styles and create named variations without duplicate style names that can cause KeyError exceptions.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Create Word, PDF, and HTML documents from Markdown, choosing pandoc or ReportLab to suit formatting and layout needs. The workflow covers character handling, output checks, and an alternative generation method when PDF conversion fails.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Create multi-page PDFs with headings, tables, and consistent styling using reportlab, a Python library for building PDF documents. Run code directly through run_shell to control margins and page breaks when shell_agent document creation is unreliable.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Troubleshoot PDF creation by trying pandoc, then reportlab, then fpdf2. Check tool availability, install missing Python libraries as needed, run generation with an explicit working directory, and verify that the output file exists.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Check behavioral consistency between high-level hardware specifications and RTL implementations. Use when asked to check RTL consistency, verify RTL against spec, check hardware specification compliance, validate RTL implementation, find spec violations in RTL, check behavioral consistency, or when working with hardware designs that need verification against protocol specifications, timing requirements, or functional specifications in Verilog, VHDL, or SystemVerilog.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Draft contracts, legal memos, court documents, and policies in Word format. Build each section with checks for defined terms, references, and citations, using CourtListener and eCFR research tools when case law or regulations are needed.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Hardware verification tool for checking functional equivalence between two RTL designs (Verilog). Use when users need to: (1) Verify if two RTL versions are functionally equivalent, (2) Compare original vs. refactored RTL code, (3) Validate design changes or optimizations, (4) Identify semantic vs. cosmetic differences, (5) Generate counterexamples for non-equivalent designs. Analyzes interface alignment, state variables, logic differences, and produces detailed equivalence verdicts with plain language explanations. Particularly effective for design verification, code reviews, and regression testing of RTL modifications.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
资深RTL设计工程师，根据微架构文档（MAS、FSM、datapath）编写可综合的 SystemVerilog HDL代码。Generate synthesizable SystemVerilog RTL from MAS documents. Trigger: /bb-rtl-coder, RTL实现, SystemVerilog代码, 可综合HDL
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Build or modify Handsontable cell editors with guidance on editing states, input validation, focus, and element cleanup. Address dropdown positioning during scrolling, right-to-left layouts, and Japanese or other text input using composition.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Build a starting roadmap for student legal research, including likely statutes, case law topics, background sources, and search terms. Review uploaded research for gaps, while clearly marking suggested citations as unverified leads that students must investigate themselves.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Review and improve interface grouping, alignment, spacing, and responsive structure. Check whether content and actions remain accessible when screens resize, text grows in translation, zoom increases, or the layout switches to right-to-left reading.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Run multi-line Python scripts through run_shell when execute_code_sandbox repeatedly fails. The guide explains heredocs, a way to pass blocks of text to a command, with examples for PDF creation, data processing, and inspecting errors.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Run Python through run_shell when code execution tools repeatedly fail. This workflow embeds a multiline script directly in a shell command, supporting tasks such as CSV conversion and PDF generation while checking execution output.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Download PDFs or process local files, extract their text, and turn processed data into structured PDF reports with ReportLab. Includes alternative extraction methods and text output when PDF generation fails.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Automatically infer formal correctness properties from Verilog/SystemVerilog RTL code and generate SystemVerilog Assertions (SVA). Identifies control-flow invariants (mutual exclusion, valid-ready handshakes, pipeline ordering, safety properties), liveness expectations, and temporal properties. Use when working with RTL designs that need formal property generation, when adding assertions to existing RTL, or when users ask to infer properties, generate assertions, or create formal specifications from hardware designs.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Task-sized forensic analysis of Vivado synthesis and routed timing evidence for processor RTL. Use when Codex must trace a named setup or hold path, audit whole-design timing populations, compare implementation runs, map primitive, LUT, CARRY, BRAM, DSP, MUXF, register, and routed-net stages back to Chisel or generated RTL, distinguish logic from routing pressure, identify missing DCP queries, or write an evidence-backed timing report. This skill is read-only by default and stops at ranked modification directions. Use optimize-chisel-fpga-timing for RTL edits and routed A/B implementation closure.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Review pages for languages written from right to left, including Arabic and Hebrew. Guide HTML direction settings, mixed-direction user content, and layout checks so browsers and screen readers handle text in the intended order.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Detect five-point price patterns using Fibonacci ratios and generate buy, sell, or stand-aside signals. The skill identifies Gartley, Bat, Butterfly, and Crab patterns and locates potential reversal zones, where a price trend may change direction.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Turn applications into a ranked shortlist using only the job’s stated criteria, with evidence for each score. Prepare candidate replies, coordinate interview times, and create an onboarding checklist while leaving hiring decisions to the owner.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Read, create, and review PDFs with checks of both content and appearance. Uses Python tools for document generation and text extraction, then inspects rendered page images for spacing, alignment, and readability.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.
Prepare and check a game's localization, from extracting text and briefing translators to checking missing translations and display limits. It also covers cultural review, voice recording preparation, right-to-left layouts, and release quality checks.
한국어 요약은 준비 중입니다. 영어 요약을 표시하고 있습니다.