Expert-level VLSI design covering CMOS logic, custom layout, standard cell design, physical design flow, DRC, LVS, and advanced process nodes.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
실행 점수 미검증
설치 방법 보기설치하기 전에 에이전트에게 전달되는 지시 내용을 확인할 수 있습니다.
NMOS: n-channel MOSFET, conducts when gate voltage high. PMOS: p-channel MOSFET, conducts when gate voltage low. CMOS inverter: PMOS pull-up, NMOS pull-down, low static power. CMOS gate: pull-up network PMOS, pull-down network NMOS, dual networks. Propagation delay: function of load capacitance and drive strength.
Design rules: minimum widths, spacings, enclosures for each layer. Poly, diffusion, metal layers: stack of conducting and insulating layers. Transistor layout: gate poly crosses active diffusion, contacts on source and drain. Matching: common centroid layout for differential pairs and current mirrors. Parasitic extraction: RC parasitics from layout affect circuit performance.
Floorplanning: partition design into blocks, place macro cells and I/O. Placement: position standard cells to minimize wire length and meet timing. Clock tree synthesis: distribute clock with balanced skew and minimal jitter. Routing: connect cells with metal wires respecting design rules. Sign-off: DRC, LVS, ERC, timing closure, power analysis.
FinFET: 3D transistor, multiple gates, better electrostatic control below 20nm. GAA: gate all around, nanosheets wrap gate completely, used at 3nm and below. Low-k dielectric: reduce parasitic capacitance between metal layers. Multi-patterning: achieve sub-wavelength features using multiple lithography passes.
| Pitfall | Fix |
|---|---|
| Antenna violations | Add antenna diodes or break metal routes |
| Electromigration violations | Widen critical current-carrying metals |
| Poor matching from mismatch | Use common centroid and dummy structures |
| Clock skew causing timing violations | Rebalance clock tree or adjust placement |
아직 리뷰가 없습니다. 사용해 본 소감을 남겨 주세요.
로그인 없이 쓸 수 있습니다. 사용 후기, 질문, 작동하지 않은 환경 등을 편하게 남겨 주세요.
아직 댓글이 없습니다. 첫 댓글을 남겨 보세요.
Expert-level abstract algebra knowledge. Use when working with groups, rings, fields, modules, Galois theory, representation theory, or algebraic structures. Also use when the user mentions 'group', 'ring', 'field', 'homomorphism', 'isomorphism', 'normal subgroup', 'quotient group', 'Sylow theorem', 'Galois theory', 'polynomial ring', 'ideal', 'module', 'vector space', or 'representation theory'.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Expert-level acoustics knowledge. Use when working with sound waves, acoustic propagation, resonance, standing waves, Doppler effect, room acoustics, ultrasound, noise control, musical acoustics, or architectural acoustics. Also use when the user mentions 'sound wave', 'decibel', 'frequency', 'resonance', 'standing wave', 'Doppler effect', 'acoustic impedance', 'reverberation', 'ultrasound', 'noise control', 'harmonics', or 'sound intensity'.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Expert-level aerodynamics covering subsonic and supersonic flow, lift and drag, airfoil theory, boundary layers, compressible flow, and CFD methods.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Expert-level air quality engineering covering pollutant sources, atmospheric dispersion, air quality standards, emission controls, and air quality modeling.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Expert-level aircraft structures covering structural design philosophy, wing and fuselage analysis, fatigue and damage tolerance, composite structures, and certification.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.
Expert-level algorithms and complexity theory covering sorting, searching, graph algorithms, dynamic programming, greedy algorithms, NP-completeness, and algorithm design paradigms.
한국어 요약은 준비 중입니다. 원문 설명을 표시하고 있습니다.