本文へ移動
cccskills
無料GitHub で公開

operate-jlcpcb-order

Operate and review a JLCPCB PCB/PCBA quote, optional physical-stencil request, or order using a frozen Gerber/drill, BOM, CPL, sourcing lock, constraints, and release manifest. Use for browser upload, board or stencil options, cost anomalies, coupons, component matching, substitutions, imported placement calibration, top/bottom preview inspection, cart preparation, or order records without silently accepting placement errors or payment.

インストール方法を見る

含まれるファイル(10)

  • SKILL.md6.6 KB
  • agents/openai.yaml299 B
  • LICENSE1.0 KB
  • references/cost-aware-substitution.md948 B
  • references/cpl-placement-review.md2.7 KB
  • references/pcba-footprint-geometry-v1.md2.6 KB
  • references/release-input.md1.0 KB
  • references/stencil-ordering.md2.4 KB
  • scripts/audit_cpl_geometry.py14.4 KB
  • scripts/reconcile_cpl_import.py8.5 KB

SKILL.md(原文)

インストールする前に、エージェントに与えられる指示の中身を確認できます。

JLCPCB Order Operator

Treat JLCPCB as a second interpretation of the released design, not proof that the design was understood. Use the released artifacts without redesigning them inside the browser.

Keep four approvals separate:

  1. Design-critical component match or substitution.
  2. Assembly placement preview.
  3. Final price and shipping address.
  4. Payment.

One approval never implies another.

In a recorded workflow, read the manager's recorded-workflow contract when it is available. Store uncropped account/order evidence as private and use only cropped or redacted promotion frames. Record authentic importer mismatches and their source-side corrections; never stage a fake placement error.

Preflight

  1. Obtain the immutable release manifest, Gerber/drill archive, BOM, CPL, sourcing lock, constraints, quantities, and review evidence. Read references/release-input.md.
  2. Require manifest status: PASS, every required release verification PASS, and zero unexplained disconnect/DRC/layout-check counts. Recompute every hash. Stop on a non-PASS manifest, failed/missing check, mixed revision, or hash mismatch; a successful upload cannot waive the release gate.
  3. Stop if reference sets, DNP policy, dimensions, layers, assembly side, or controlled options disagree.
  4. Record the current JLCPCB project/quote identity and capture the starting page without exposing private account data in public artifacts.

Configure and price the PCB

Enter only released parameters. Do not infer a cheaper thickness, finish, stackup, impedance option, edge treatment, panel method, or mechanical feature. Capture warnings and the itemized quote.

Inspect whether trace/space, via diameter, mechanical drill, via type, layer count, finish, thickness, stackup, impedance, or another threshold activates a premium process. Use the live quote rather than a hardcoded universal value. If a material surcharge is caused by geometry, stop and return measured feedback to $pcb-layout-review; require a new verified release before re-uploading.

Request an optional physical stencil

When the user wants a physical stencil shipped with or separately from the PCB, read references/stencil-ordering.md. Distinguish it from JLCPCB's internal PCBA tooling. Verify that the requested paste side exists in the frozen Gerber release.

Treat frame type, outer size, thickness, side, and fiducial handling as order settings. Do not design a second stencil outline merely to request a custom outer size: JLCPCB derives apertures from the released paste layer. Store the project-specific request in the release manifest or order record, not as a generic hardcoded default. A paste-data change requires a regenerated and rehashed release.

For a hand-assembly prototype, compare a compact frameless custom size with the site's default large stencil and record size, valid engraving area, price, and shipping impact. When JLCPCB assembles every required board, also compare omitting the shipped physical stencil; internal PCBA tooling is separate.

Match components

Match every line to the exact MPN or an explicitly approved alternate. Verify package, pin count, value, tolerance, ratings, lifecycle, stock, MOQ, assembly class, and total order cost. For unavailable or dominant-cost parts, read references/cost-aware-substitution.md. Any electrical, package, footprint, tie, circuit, or layout change returns to upstream design and release; never implement it as a browser-only substitution.

Calibrate and review placement

Read references/cpl-placement-review.md.

  1. Treat the first import as diagnostic. On each assembled side, select at least three separated, non-collinear asymmetric/polarized anchors with visible pin 1, including every known package-origin or zero-angle exception.
  2. Reconcile every expected reference across source, submitted, and imported X/Y/side/rotation with declared units and tolerance. Use scripts/reconcile_cpl_import.py for the final submitted-to-imported table; any nonzero exit blocks the gate.
  3. Audit physical package registration. Use scripts/audit_cpl_geometry.py with pcba-footprint-geometry-v1; duplicated electrical pad numbers, tabs, exposed pads, or supplier aliases require explicit physical-instance maps.
  4. Inspect the actual top and bottom preview at useful zoom. Verify every part, not only suspicious ICs: each lead, terminal, shell anchor, and exposed tab overlaps its pad; body, pin 1, polarity, connector opening, and side are correct; nothing is shifted, mirrored, overlapping, or off-board.
  5. Save full-board screenshots plus closeups for every critical or exceptional package and write .pcba-workflow/assembly-placement-review.json.

Browser X/Y/rotation edits are diagnostics only. If anything fails, record the exact mismatch, correct the source CPL generator or package mapping, regenerate the manifest, discard browser-only edits, re-upload, and repeat the entire machine and visual review until unresolved count is zero.

Final quote and order

Report PCB, assembly, parts, optional physical stencil, setup/extended charges, shipping, tax, lead time, coupons, and total. Confirm the shipping address on screen with the user.

Check only coupons currently eligible for the configured cart. Record the before/after total and eligibility limitation; do not launch an unrelated app, claim a promotion, or change order scope merely to make a coupon apply.

Never approve placement, save a materially changed cart, or pay without the applicable explicit user authorization. Payment authorization must refer to the final displayed total. After an authorized order, preserve confirmation pages, order numbers, final artifacts/hashes, component matches, placement evidence, approved substitutions, price, and payment record.

When the requested terminal point is “until submit,” capture the reviewed page immediately before the final submit/order action, record order_stop as USER_REVIEW, and stop. Reaching the button is not authorization to click it; final submission and payment remain separate irreversible actions.

レビュー

まだレビューはありません。使ってみた感想をお寄せください。

同じリポジトリのスキル

概要と使いどころ

Design, audit, or correct an electronic circuit from a product brief, native schematic, netlist, block diagram, or circuit description. Use for architecture and component-function review, power and logic-domain checks, reset and boot sequencing, bus ownership, ratings, timing, protection, safe states, component suitability, circuit bugs, or layout-facing electrical constraints.

日本語の概要は準備中です。原文の説明を表示しています。

Keitark/pcba-design-skills282026年9月22日 更新

Coordinate an evidence-gated electronic product and PCBA workflow from an idea, circuit description, schematic, netlist, PCB, BOM, or fabrication package through a reviewed order. Use for end-to-end requests, multi-stage hardware projects, workflow recovery, gate tracking, change invalidation, or deciding which specialist skill is required next.

日本語の概要は準備中です。原文の説明を表示しています。

Keitark/pcba-design-skills282026年9月22日 更新

Audit, finish, or port PCB placement and routing using circuit intent, mechanical constraints, sourcing evidence, native DRC/connectivity, rendered views, and manufacturing feedback. Use before routing, after autorouting, before fabrication release, when adapting a proven board to another connector, enclosure, platform, or regional variant, or when reviewing layers, GND references, power distribution, decoupling, buses, controlled interfaces, RF keepouts, vias, cost-driving features, opens, or DRC findings.

日本語の概要は準備中です。原文の説明を表示しています。

Keitark/pcba-design-skills282026年9月22日 更新

Turn an electronic product idea, behavior description, reverse-engineering note, or incomplete circuit concept into a decision-ready engineering brief and architecture. Use before schematic design or audit when functions, operating states, power, interfaces, mechanics, production quantity, cost, or measurable requirements are missing or ambiguous.

日本語の概要は準備中です。原文の説明を表示しています。

Keitark/pcba-design-skills282026年9月22日 更新

Verify a PCBA BOM and proposed components before circuit or placement freeze, including exact manufacturer part numbers, pin semantics, packages, footprints, CAD and 3D models, lifecycle, live stock, MOQ, assembly class, price, and approved substitutes. Use for sourcing locks, unavailable or expensive parts, JLCPCB/LCSC matching, BOM risk, or cost-aware substitution decisions.

日本語の概要は準備中です。原文の説明を表示しています。

Keitark/pcba-design-skills282026年9月22日 更新

Build and verify a vendor-neutral PCB/PCBA manufacturing release from one frozen design revision. Use when generating or auditing Gerber, drill, IPC-2581/ODB++, BOM, CPL/pick-and-place, assembly drawings, constraints, renders, DFM evidence, hashes, or release manifests, and when preventing mixed-revision fabrication or assembly uploads.

日本語の概要は準備中です。原文の説明を表示しています。

Keitark/pcba-design-skills282026年9月22日 更新

Keitark のスキルをすべて見る

このスキルの問題を報告する