Cuong Pham The

Decompose an IP requirement into submodules, define interfaces, and generate an architecture document plus per-module requirement files and a top-level skeleton

中文简介正在准备中。当前显示原文说明。

Aggregate all per-module documentation into a single comprehensive IP document

中文简介正在准备中。当前显示原文说明。

Generate a design proposal, documentation, and RTL backbone from a requirement file

中文简介正在准备中。当前显示原文说明。

Implement Verilog code from an approved design proposal, then lint and simulate

中文简介正在准备中。当前显示原文说明。

Synthesize a Verilog module or full IP with Vivado and report resource utilization, Fmax, and power

中文简介正在准备中。当前显示原文说明。

Run all IP-level testcases from tc_list.md through the bench Makefile, capture results, and write per-failure issue reports with no fix suggestions

中文简介正在准备中。当前显示原文说明。

Trace failing signals through the RTL hierarchy, classify root cause, and write a debug report per issue — no fix is proposed

中文简介正在准备中。当前显示原文说明。

Generate documentation for any RTL module from Verilog source files

中文简介正在准备中。当前显示原文说明。

Scan project state to determine phase completion, write flow_status.md, and orchestrate the full RTL design flow from architecture to documentation

中文简介正在准备中。当前显示原文说明。

Scaffold a Makefile-driven, CPU-bus-controlled testbench project for an IP and generate a comprehensive set of self-checking testcases, validate each with make, and write a testcase list

中文简介正在准备中。当前显示原文说明。