本文へ移動
cccskills
無料GitHub で公開

legacy-circuit-mockups

Breadboard circuit mockups via HTML5 Canvas. Use when creating circuit layouts, visualizing 6502/retro electronics components, drawing breadboard diagrams, or designing vintage computer schematics with discrete parts.

インストール方法を見る

含まれるファイル(3)

  • SKILL.md11.8 KB
  • CHANGELOG.md4.6 KB
  • LICENSE.txt1.0 KB

SKILL.md(原文)

インストールする前に、エージェントに与えられる指示の中身を確認できます。

Legacy Circuit Mockups

A skill for creating breadboard circuit mockups and visual diagrams for retro computing and electronics projects. This skill leverages HTML5 Canvas drawing mechanisms to render interactive circuit layouts featuring vintage components like the 6502 microprocessor, 555 timer ICs, EEPROMs, and 7400-series logic gates.

  • Leverage native parallel subagent dispatch and 200k+ context windows where available.

When to Use This Skill

Use symptom -> action triggers: when one matches, apply this skill and verify with the protocol below.

  • User asks to create a breadboard layout or circuit mockup
  • User wants visualized component placement for legacy electronics
  • User needs diagrams for 6502, 555 timer, EEPROM, VIA, or 7400-series builds
  • User asks for educational electronics visuals or wiring diagrams
  • User is following retro-computing tutorials and needs visual references

Prerequisites

  • Understanding of component pinouts from bundled reference files
  • Knowledge of breadboard layout conventions (rows, columns, power rails)

Supported Components

Microprocessors & Memory

ComponentPinsDescription
W65C02S40-pin DIP8-bit microprocessor with 16-bit address bus
28C25628-pin DIP32KB parallel EEPROM
W65C2240-pin DIPVersatile Interface Adapter (VIA)
6225628-pin DIP32KB static RAM

Logic & Timer ICs

ComponentPinsDescription
NE5558-pin DIPTimer IC for timing and oscillation
740014-pin DIPQuad 2-input NAND gate
740214-pin DIPQuad 2-input NOR gate
740414-pin DIPHex inverter (NOT gate)
740814-pin DIPQuad 2-input AND gate
743214-pin DIPQuad 2-input OR gate

Passive & Active Components

ComponentDescription
LEDLight emitting diode (various colors)
ResistorCurrent limiting (configurable values)
CapacitorFiltering and timing (ceramic/electrolytic)
CrystalClock oscillator
SwitchToggle switch (latching)
ButtonMomentary push button
PotentiometerVariable resistor
PhotoresistorLight-dependent resistor

Grid System

// Standard breadboard grid: 20px spacing
const gridSize = 20;
const cellX = Math.floor(x / gridSize) * gridSize;
const cellY = Math.floor(y / gridSize) * gridSize;

Component Rendering Pattern

// All components follow this structure:
{
  type: 'component-type',
  x: gridX,
  y: gridY,
  width: componentWidth,
  height: componentHeight,
  rotation: 0,  // 0, 90, 180, 270
  properties: { /* component-specific data */ }
}

Wire Connections

// Wire connection format:
{
  start: { x: startX, y: startY },
  end: { x: endX, y: endY },
  color: '#ff0000'  // Wire color coding
}

Step-by-Step Workflows

Creating a Basic LED Circuit Mockup

  1. Define breadboard dimensions and grid
  2. Place power rail connections (+5V and GND)
  3. Add LED component with anode/cathode orientation
  4. Place current-limiting resistor
  5. Draw wire connections between components
  6. Add labels and annotations

Creating a 555 Timer Circuit

  1. Place NE555 IC on breadboard (pins 1-4 left, 5-8 right)
  2. Connect pin 1 (GND) to ground rail
  3. Connect pin 8 (Vcc) to power rail
  4. Add timing resistors and capacitors
  5. Wire trigger and threshold connections
  6. Connect output to LED or other load

Creating a 6502 Microprocessor Layout

  1. Place W65C02S centered on breadboard
  2. Add 28C256 EEPROM for program storage
  3. Place W65C22 VIA for I/O
  4. Add 7400-series logic for address decoding
  5. Wire address bus (A0-A15)
  6. Wire data bus (D0-D7)
  7. Connect control signals (R/W, PHI2, RESB)
  8. Add reset button and clock crystal

Component Pinout Quick Reference

555 Timer (8-pin DIP)

PinNameFunction
1GNDGround (0V)
2TRIGTrigger (< 1/3 Vcc starts timing)
3OUTOutput (source/sink 200mA)
4RESETActive-low reset
5CTRLControl voltage (bypass with 10nF)
6THRThreshold (> 2/3 Vcc resets)
7DISDischarge (open collector)
8VccSupply (+4.5V to +16V)

W65C02S (40-pin DIP) - Key Pins

PinNameFunction
8VDDPower supply
21VSSGround
37PHI2System clock input
40RESBActive-low reset
34RWBRead/Write signal
9-25A0-A15Address bus
26-33D0-D7Data bus

28C256 EEPROM (28-pin DIP) - Key Pins

PinNameFunction
14GNDGround
28VCCPower supply
20CEChip enable (active-low)
22OEOutput enable (active-low)
27WEWrite enable (active-low)
1-10, 21-26A0-A14Address inputs
11-19I/O0-I/O7Data bus

Formulas Reference

Resistor Calculations

  • Ohm's Law: V = I × R
  • LED Current: R = (Vcc - Vled) / Iled
  • Power: P = V × I = I² × R

555 Timer Formulas

Astable Mode:

  • Frequency: f = 1.44 / ((R1 + 2×R2) × C)
  • High time: t₁ = 0.693 × (R1 + R2) × C
  • Low time: t₂ = 0.693 × R2 × C
  • Duty cycle: D = (R1 + R2) / (R1 + 2×R2) × 100%

Monostable Mode:

  • Pulse width: T = 1.1 × R × C

Capacitor Calculations

  • Capacitive reactance: Xc = 1 / (2πfC)
  • Energy stored: E = ½ × C × V²

Color Coding Conventions

Wire Colors

ColorPurpose
Red+5V / Power
BlackGround
YellowClock / Timing
BlueAddress bus
GreenData bus
OrangeControl signals
WhiteGeneral purpose

LED Colors

ColorForward Voltage
Red1.8V - 2.2V
Green2.0V - 2.2V
Yellow2.0V - 2.2V
Blue3.0V - 3.5V
White3.0V - 3.5V

Anti-Patterns

  • Starting from a generic template without adapting it: The output may look polished but still miss the real audience or medium.
  • Ignoring final render or export review: Layout bugs often appear only after the asset is opened in its destination tool.
  • Fixing content and presentation in one pass: It becomes hard to tell whether a problem is structural or visual.

Verification Protocol

Before claiming "skill applied successfully":

  1. Pass/fail: The Legacy Circuit Mockups implementation names the target runtime, framework version, and affected files.
  2. Pass/fail: Build, lint, test, or equivalent local validation is run for the changed surface.
  3. Pass/fail: Edge cases for errors, dependency drift, and environment differences are addressed or explicitly out of scope.
  4. Pressure-test scenario: Apply the workflow to a change that passes happy-path tests but fails one boundary condition.
  5. Success metric: Zero untested success claims; every implementation claim maps to a command or artifact.

Build Examples

Build 1 — Single LED

Components: Red LED, 220Ω resistor, jumper wires, power source

Steps:

  1. Insert black jumper wire from power GND to row A5
  2. Insert red jumper wire from power +5V to row J5
  3. Place LED with cathode (short leg) in row aligned with GND
  4. Place 220Ω resistor between power and LED anode

Build 2 — 555 Astable Blinker

Components: NE555, LED, resistors (10kΩ, 100kΩ), capacitor (10µF)

Steps:

  1. Place 555 IC straddling center channel
  2. Connect pin 1 to GND, pin 8 to +5V
  3. Connect pin 4 to pin 8 (disable reset)
  4. Wire 10kΩ between pin 7 and +5V
  5. Wire 100kΩ between pins 6 and 7
  6. Wire 10µF between pin 6 and GND
  7. Connect pin 3 (output) to LED circuit

Troubleshooting

IssueSolution
LED doesn't lightCheck polarity (anode to +, cathode to -)
Circuit doesn't powerVerify power rail connections
IC not workingCheck VCC and GND pin connections
555 not oscillatingVerify threshold/trigger capacitor wiring
Microprocessor stuckCheck RESB is HIGH after reset pulse

References

Detailed component specifications are available in the bundled reference files:

Documentation

Examples

Scripts


<!-- MCP:START --> <!-- PORTABILITY:START -->

Cross-Client Portability

This skill is written to stay usable across GitHub Copilot, Claude Code, and Codex.

  • GitHub Copilot: keep the folder in a Copilot-visible skill path or wrap the workflow in project instructions when folder discovery is unavailable.
  • Claude Code: keep the folder in a local skills directory or a compatible plugin source.
  • Codex: install or sync the folder into $CODEX_HOME/skills/legacy-circuit-mockups and restart Codex after major changes.
<!-- PORTABILITY:END -->

MCP Availability And Fallback

Preferred MCP Server: None required

  • Fallback prompt: "Use the Legacy Circuit Mockups skill without MCP. Rely on the local SKILL.md, bundled references or scripts, and manual verification. Show the exact commands, evidence, and final checks you used before concluding."
  • If the current host does not expose a matching server, use the bundled references, scripts, native toolchain, and manual workflow already described in this skill.
  • Treat direct local verification, rendered output, logs, tests, or screenshots as the fallback evidence path before completion.
<!-- MCP:END -->

Related Skills

  • frontend-design: Use it when the workflow also needs UI composition and front-end design direction.
  • web-design-reviewer: Use it when the workflow also needs browser-based UI review and responsive QA.
  • stitch-design: Use it when the workflow also needs turning interface designs into implementation-ready assets.

レビュー

まだレビューはありません。使ってみた感想をお寄せください。

同じリポジトリのスキル

概要と使いどころ

AI-powered adeno-associated virus (AAV) vector design for gene therapy including capsid engineering, promoter selection, and tropism optimization.

日本語の概要は準備中です。原文の説明を表示しています。

bg-szy/TOP-SKILLS62026年9月8日 更新

Improve the clarity and voice of AI-assisted academic writing (papers, theses, rebuttals) and

日本語の概要は準備中です。原文の説明を表示しています。

bg-szy/TOP-SKILLS62026年9月8日 更新

12-agent academic paper writing pipeline. 11 modes (full/plan/outline/revision/revision-coach/abstract/lit-review/format-convert/citation-check/disclosure/rebuttal-audit). 6 paper types, 5 citation formats, bilingual abstracts, LaTeX/DOCX-via-Pandoc/PDF output. Style Calibration + Writing Quality Check + Anti-Patterns with IRON RULE markers. Triggers: write paper, academic paper, guide my paper, parse reviews, audit my rebuttal, check my response draft, AI disclosure, 寫論文, 學術論文, 引導我寫論文, 審查意見, 評估回覆, 논문 작성, 초록 작성, 논문 수정, 논문 계획을 도와줘, 심사 의견 반영, 답변서 점검, AI 사용 고지.

日本語の概要は準備中です。原文の説明を表示しています。

bg-szy/TOP-SKILLS62026年9月8日 更新

Systematic writing framework for philosophy and interdisciplinary academic papers from optimized outline to submission-ready manuscript. Use when users want to: (1) write a paper from a detailed outline, (2) ensure quality control during writing, (3) maintain consistency across chapters, (4) prepare a submission-ready manuscript, or (5) systematically execute a planned paper. Triggered by phrases like 'write the paper from this outline,' 'compose the full manuscript,' 'execute the outline,' or when users have completed strategic planning (academic-paper-strategist skill) and are ready to write. Takes optimized outline as input; outputs complete manuscript with iterative quality checks.

日本語の概要は準備中です。原文の説明を表示しています。

bg-szy/TOP-SKILLS62026年9月8日 更新

Multi-perspective academic paper review with dynamic reviewer personas. Runs a 5-seat, role-separated review panel (Journal-Fit Reviewer + 3 peer-review roles + Devil's Advocate) with field-specific expertise; role separation is not a claim of independent error processes. Supports full review, re-review (verification), quick assessment, methodology focus, Socratic guided, and calibration modes. Triggers on: review paper, peer review, manuscript review, referee report, review my paper, critique paper, simulate review, editorial review, calibrate reviewer, reviewer calibration, measure reviewer accuracy, 審查論文, 論文審查, 模擬審查, 同儕審查, 幫我審這篇, 以審查人角度評估, 審查者校準, 논문 심사, 동료 심사, 모의 심사, 심사자 관점에서 평가, 심사자 보정.

日本語の概要は準備中です。原文の説明を表示しています。

bg-szy/TOP-SKILLS62026年9月8日 更新

Systematic strategic planning framework for philosophy and interdisciplinary academic papers targeting preprint platforms (PhilArchive, arXiv, PhilSci-Archive). Use when users want to: (1) plan a paper on a specific topic, (2) identify research gaps and assess originality, (3) develop optimized paper outlines, (4) prepare for preprint submission, or (5) understand platform requirements and writing standards. Triggered by phrases like 'plan a paper on,' 'help me design a paper about,' 'identify research gaps in,' 'is this idea original,' or when users need structured research planning. The skill guides through three phases: Platform Analysis (identifying target venue and studying sample papers), Theoretical Framework (AI-driven literature search and gap identification), and Outline Optimization (structured design with reviewer-perspective self-assessment). Each phase includes quality evaluation standards and validation checkpoints.

日本語の概要は準備中です。原文の説明を表示しています。

bg-szy/TOP-SKILLS62026年9月8日 更新

bg-szy のスキルをすべて見る

このスキルの問題を報告する