Coordinate an evidence-gated electronic product and PCBA workflow from an idea, circuit description, schematic, netlist, PCB, BOM, or fabrication package through a reviewed order. Use for end-to-end requests, multi-stage hardware projects, workflow recovery, gate tracking, change invalidation, or deciding which specialist skill is required next.
中文简介正在准备中。当前显示原文说明。
查看安装方法安装前可以查看交给 AI 代理的指令内容。
Coordinate specialists; do not replace them. Default shared artifacts to
.pcba-workflow/ and use only PASS, BLOCKED, or USER_REVIEW for gate
status.
.pcba-workflow/program-state.json with
scripts/program_state.py.$plan-electronic-product.$qualify-pcba-sourcing.$design-and-review-circuit.$schematic-humanizer after capturing a connectivity baseline.$pcb-layout-review.$release-pcba-fabrication.$operate-jlcpcb-order.Run the humanizer early when presentation blocks review, but never use its readability result as circuit approval. Require sourcing and circuit gates before placement freeze.
scripts/program_state.py invalidate --change ...; do not manually preserve
a stale PASS.Report current gate, completed evidence, invalidated work, unresolved risks,
required user reviews, and the next specialist. A program is complete only
when the requested terminal gate is PASS and no required work remains.
For a pre-order demo, finish at order_stop: USER_REVIEW, validate and close
the recording, and do not cross its declared stop_before boundary.
还没有评价。欢迎分享你的使用感受。
无需登录即可发表。欢迎分享使用感受、提问，或说明在哪些环境下无法运行。
还没有评论。来写第一条吧。
Design, audit, or correct an electronic circuit from a product brief, native schematic, netlist, block diagram, or circuit description. Use for architecture and component-function review, power and logic-domain checks, reset and boot sequencing, bus ownership, ratings, timing, protection, safe states, component suitability, circuit bugs, or layout-facing electrical constraints.
中文简介正在准备中。当前显示原文说明。
Operate and review a JLCPCB PCB/PCBA quote, optional physical-stencil request, or order using a frozen Gerber/drill, BOM, CPL, sourcing lock, constraints, and release manifest. Use for browser upload, board or stencil options, cost anomalies, coupons, component matching, substitutions, imported placement calibration, top/bottom preview inspection, cart preparation, or order records without silently accepting placement errors or payment.
中文简介正在准备中。当前显示原文说明。
Audit, finish, or port PCB placement and routing using circuit intent, mechanical constraints, sourcing evidence, native DRC/connectivity, rendered views, and manufacturing feedback. Use before routing, after autorouting, before fabrication release, when adapting a proven board to another connector, enclosure, platform, or regional variant, or when reviewing layers, GND references, power distribution, decoupling, buses, controlled interfaces, RF keepouts, vias, cost-driving features, opens, or DRC findings.
中文简介正在准备中。当前显示原文说明。
Turn an electronic product idea, behavior description, reverse-engineering note, or incomplete circuit concept into a decision-ready engineering brief and architecture. Use before schematic design or audit when functions, operating states, power, interfaces, mechanics, production quantity, cost, or measurable requirements are missing or ambiguous.
中文简介正在准备中。当前显示原文说明。
Verify a PCBA BOM and proposed components before circuit or placement freeze, including exact manufacturer part numbers, pin semantics, packages, footprints, CAD and 3D models, lifecycle, live stock, MOQ, assembly class, price, and approved substitutes. Use for sourcing locks, unavailable or expensive parts, JLCPCB/LCSC matching, BOM risk, or cost-aware substitution decisions.
中文简介正在准备中。当前显示原文说明。
Build and verify a vendor-neutral PCB/PCBA manufacturing release from one frozen design revision. Use when generating or auditing Gerber, drill, IPC-2581/ODB++, BOM, CPL/pick-and-place, assembly drawings, constraints, renders, DFM evidence, hashes, or release manifests, and when preventing mixed-revision fabrication or assembly uploads.
中文简介正在准备中。当前显示原文说明。