Local SEO audit — "best [cuisine] near me" targeting, Google Business Profile optimization, NAP consistency, citation building, restaurant schema markup
日本語の概要は準備中です。原文の説明を表示しています。
225 件 ・ 関連度順
概要と使いどころ
Local SEO audit — "best [cuisine] near me" targeting, Google Business Profile optimization, NAP consistency, citation building, restaurant schema markup
日本語の概要は準備中です。原文の説明を表示しています。
Turn an electronic product idea, behavior description, reverse-engineering note, or incomplete circuit concept into a decision-ready engineering brief and architecture. Use before schematic design or audit when functions, operating states, power, interfaces, mechanics, production quantity, cost, or measurable requirements are missing or ambiguous.
日本語の概要は準備中です。原文の説明を表示しています。
Coordinate an evidence-gated electronic product and PCBA workflow from an idea, circuit description, schematic, netlist, PCB, BOM, or fabrication package through a reviewed order. Use for end-to-end requests, multi-stage hardware projects, workflow recovery, gate tracking, change invalidation, or deciding which specialist skill is required next.
日本語の概要は準備中です。原文の説明を表示しています。
Verify a PCBA BOM and proposed components before circuit or placement freeze, including exact manufacturer part numbers, pin semantics, packages, footprints, CAD and 3D models, lifecycle, live stock, MOQ, assembly class, price, and approved substitutes. Use for sourcing locks, unavailable or expensive parts, JLCPCB/LCSC matching, BOM risk, or cost-aware substitution decisions.
日本語の概要は準備中です。原文の説明を表示しています。
Audit, finish, or port PCB placement and routing using circuit intent, mechanical constraints, sourcing evidence, native DRC/connectivity, rendered views, and manufacturing feedback. Use before routing, after autorouting, before fabrication release, when adapting a proven board to another connector, enclosure, platform, or regional variant, or when reviewing layers, GND references, power distribution, decoupling, buses, controlled interfaces, RF keepouts, vias, cost-driving features, opens, or DRC findings.
日本語の概要は準備中です。原文の説明を表示しています。
houtu-dependencies enterprise-grade Spring Cloud microservice foundational framework complete usage guide. GroupId is io.github.lujiafa, covering unified response, exception handling, parameter parsing, session authentication, permission control, signature verification, anti-replay, distributed lock, rate limiting, database field encryption, config decryption, access logging, canary routing, weighted load balancing, Feign enhancement, Sentinel circuit breaking, service discovery, Swagger documentation, crypto utilities, HTTP client, monitoring metrics, and other enterprise-grade capabilities. When the project build file (pom.xml or build.gradle/build.gradle.kts) contains io.github.lujiafa or houtu-related dependencies, or when the user mentions houtu or houtu-dependencies, this Skill must be read and code must be generated strictly following framework conventions. Even if the user is simply doing regular Spring Boot development (e.g., writing Controller, Service, Feign), as long as the project includes houtu, the houtu approach must be used instead of native Spring. When the user explicitly wants to use the houtu framework and the project has not yet included it, proactively add the BOM and required Starters; when the project already includes it, proactively identify and import required module dependencies based on business scenarios during coding, naturally integrating framework capabilities to enhance business services based on business semantics, rather than waiting for the user to specify each one.
日本語の概要は準備中です。原文の説明を表示しています。
Use when a task needs the judgment of an Electrical and Electronics Drafter — sizing a conductor and conduit for a panel or feeder circuit against NEC ampacity and fill tables, building a schematic/elementary diagram or one-line diagram on IEEE 315/ANSI Y32.2 symbols, cross-referencing wire numbers between a schematic and a panel wiring diagram, sizing a PCB trace against IPC-2221 current tables, or QC-checking an electrical drawing set before issuance.
日本語の概要は準備中です。原文の説明を表示しています。
Use when a task needs the judgment of a licensed elevator mechanic — diagnosing a governor or safety-circuit fault, planning or witnessing a Category 1/Category 5 periodic test, sequencing an elevator or escalator installation/modernization to code, or deciding whether equipment can stay in service pending a repair.
日本語の概要は準備中です。原文の説明を表示しています。
Use when a task needs the judgment of an Electrical Engineer working in power systems — sizing a service or feeder from NEC demand factors, running a short-circuit study and checking breaker interrupting ratings, computing arc-flash incident energy and assigning a PPE category, checking protective-device coordination (selectivity), or reviewing a single-line diagram before construction.
日本語の概要は準備中です。原文の説明を表示しています。
Use when a task needs the judgment of an electrician's helper — running the NEC box-fill or conduit-fill calculation for a rough-in before wire gets pulled, bending conduit and pulling wire without exceeding practical bend/tension limits, running a non-contact continuity or polarity check at trim-out, or recognizing when a jobsite finding (reversed polarity, an undersized box, an unlabeled abandoned circuit) is a stop rather than a workaround.
日本語の概要は準備中です。原文の説明を表示しています。
Use when a task needs the judgment of a Crushing/Grinding Machine Operator — recognizing that classifier cut point, not mill residence time alone, determines what reports to finished product in a closed-circuit grinding operation, monitoring circulating load as a distinct diagnostic variable, matching grinding media size to the target size reduction, or verifying product size via actual sieve/laser analysis rather than mill parameters.
日本語の概要は準備中です。原文の説明を表示しています。
Vivado and FPGA workflow guidance. Load the canonical Circuit Weaver skill from `skills/vivado/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。
DigiKey part search, stock and pricing checks, and datasheet sync. Load the canonical Circuit Weaver skill from `skills/digikey/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。
Route non-critical nets on a real KiCad PCB or Specctra DSN through Circuit Weaver's fail-closed Freerouting integration. Use after placement and net-class setup when the user requests autorouting, a validated SES session, routing diagnostics, or post-route cleanup. Keep critical power, RF, clock, crystal, switching, and differential nets manual.
日本語の概要は準備中です。原文の説明を表示しています。
PCBWay fabrication and turnkey assembly workflows. Load the canonical Circuit Weaver skill from `skills/pcbway/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。
General electrical engineering support for hardware design and review. Load the canonical Circuit Weaver skill from `skills/ee/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。
Circuit simulation and pre-fabrication validation. Trigger on: "simulate", "run simulation", "spice", "check stability", "ripple analysis", "phase margin", "power supply simulation", "AC analysis", "transient analysis". Includes automated SPICE simulation via ngspice, RF chain analysis (scikit-rf), power/clock analysis (PyLTSpice), and PCB EM (openEMS FDTD). Run before ordering to validate performance before spending on prototypes.
日本語の概要は準備中です。原文の説明を表示しています。
LCSC part search, stock and pricing checks, and datasheet sync. Load the canonical Circuit Weaver skill from `skills/lcsc/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。
KiCad schematic, PCB, Gerber, and PDF schematic analysis. Load the canonical Circuit Weaver skill from `skills/kicad/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。
JLCPCB fabrication and assembly preparation, quoting, and constraints. Load the canonical Circuit Weaver skill from `skills/jlcpcb/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。
Circuit simulation workflows — SPICE simulation via ngspice, confidence scoring, RF chain analysis (scikit-rf), power/clock transient and AC analysis. Trigger on: "simulate", "run simulation", "spice", "check stability", "ripple analysis". Load the canonical sim skill from `project-skills/sim/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。
Review Circuit Weaver's exhaustive placement proposal and apply approved SVG coordinates to a real electrically annotated KiCad PCB. Use after schematic generation for placement optimization, official-reference review, interactive SVG editing, strict reference reconciliation, and PCB placement handoff. Do not treat review artifacts as fabrication data.
日本語の概要は準備中です。原文の説明を表示しています。
Design and verify professional multi-sheet KiCad hierarchies generated from Circuit Weaver functional sections. Use when adding, splitting, renaming, or reviewing schematic sheets, cross-sheet interfaces, root symbols, sheet ownership, or final hierarchy ERC.
日本語の概要は準備中です。原文の説明を表示しています。
BOM management, sourcing, pricing, export, and fabrication preparation. Load the canonical Circuit Weaver skill from `skills/bom/SKILL.md`.
日本語の概要は準備中です。原文の説明を表示しています。